Introduction
Soft errors are transient errors induced by radiation. The main causes in terrestrial environments are neutrons as secondary cosmic rays and alpha particles from LSI materials. [1] An Error Correction Code (ECC) is the most effective countermeasure for RAMs. However, it is difficult to apply ECC to logic circuits. This problem in logic becomes significant, especially in large systems like high-performance computing. We need to consider two phenomena of soft errors in logic. One is a Single-Event Upset (SEU) in sequential logic circuits such as latches and flip-flops. The other is a single-event transient (SET) in combinational logic circuits.
Many kinds of Radiation Hardened by Design (RHBD) for logic circuits have been proposed. Multi-storage node latches (MNL) have been proposed for RHBD against SEU (SEU-RHBD). [2] RHBD against SET (SET-RHBD) using low pass filters (LPF) have been proposed. [3] It has been reported that error rates in combinational circuits about 10% of those in sequential logic circuits in 45-nm technology. [4] Although SET efficiency will often be smaller than SEU effects in LSI, the SET effects are not negligible. SET-RHBD including SEU-RHBD needs to be considered for sequential logic.
In this paper, we propose flip-flop of RHBD for SEU and SET (SET-SEU-RHBD). This flip-flop has an LPF and applies the MNL technique. Mitigation efficiencies of the flip-flop against SET and SEU are estimated by accelerated experiments and simulations.
Flip-Flop of SET-SEU-RHBD
We propose RHBD of a flip-flop for eliminating not only SEU problems but also SET problems as shown in Fig.  1 . This flip-flop has a master latch of MNL and LPF using C-element gate. The gate has two inputs and one output and can update output data only if the two inputs have the same data. Two input data of the C-element arrived different timing by delay time of the transmission of TM1 and it behave LPF. This technique can protect short SET pulses with low area penalties. The mitigation efficiencies depend on delay time of TM1. We design two types of the flip-flops, cutting noises less than 55 ps and 80 ps. This flip-flop is designed with 45-nm technology and operating voltages are 1.0 V and area penalty is 23%. 
Estimation of SEU mitigation
The SEU mitigation efficiency of the flip-flop has been carried out by accelerated experiments by using the white neutron beam at RCNP (Research Center for Nuclear Physics) of Osaka University. The chip includes an array of 320 kbit of the flip-flop. All the latches continue to keep the same data (ALL1 and ALL0). This neutron beam is effective for estimating soft errors in a terrestrial environment because its energy spectrum is similar to that of sea-level atmospheric neutrons. The results of the experiment (Fig. 2) show that about 90% of SEU in the flip-flop is protected from neutrons.
Alpha acceleration experiments are also carried out. The package surfaces of the chips are taken out by fuming nitric acid as shown in Fig. 3 . The experiments are carried out with using 241 Am radioactive isotope. The results of the experiment (Fig. 3) show that about 99.5% of SEU in the flip-flop is protected from alpha radiation. Table 1 summarizes these estimations for SEU mitigation efficiencies for neutrons and alpha radiations in the flip-flop.
We have estimated the SEU mitigation efficiency with device and circuit simulation. [2] The simulation result shows no error in the latch by single-node voltage variation. The errors in the experiments may be due to an effect of multiple node errors. Multiple node errors are occurred by charge sharing. [5] Mitigation efficiencies of new latch for alpha radiations are higher than that for neutrons because the charge sharing effect by neutrons is larger than that by alpha radiation. 
Estimation of SET mitigation
We investigate SET mitigations in the flip-flop. SET mitigations with an inverter chain are estimated as shown in Fig. 4 . Cw of Fig. 4 depends on wire lengths. Average wire lengths in LSI chips depend on the track height (TH) design. In this work, we estimate in 5, 9, 16 and 24 -track height (TH5, TH9, TH16 and TH24). Figure 5 (a) shows the probability distributions calculated with a Monte Carlo simulation by NISES. [5] These are calculated on an nMOS of inverters with 45-nm and 90-nm technology design. The probability of occurring noise in invertors decreases as the technology advances. Figure 5 (b) shows the noise width as a function of the collected charge in 45 nm technology device. Figure 6 (a) shows the probability in an inverter gate of 45 nm technology as a function of the noise width. This is calculated by the data of Fig. 5 (a) and (b) The probability in lower TH is higher than that in larger TH.
The noise pulses generated by radiation could be occurred all inverters in the inverter chain. The noise widths which reach the latch connected to 20-inverter chain is calculated. Noise widths are changed with the noise propagates over gates, and these effects are included in this calculation. Figure 6 (b) shows the probabilities of noise which reach the latch, as a function of the noise widths. The probabilities of reaching noises pulse of less than 10 ps width is lower than that of more than 10 ps. Because small width noise such as 10ps width can not propagate over the inverter gates.
The SET mitigation efficiencies of the flip-flop of SET-SEU-RHBD with LPF of 55ps cutting and 80ps cutting are calculated. Table 2 TH5  TH9  TH16  TH24   TH5  TH9  TH16  TH24   TH5  TH9  TH16 
